Certify Synplify Premier Identify Pro HAPS
 

Literature
Success Stories
Synplicity Customers
HAPS Terms & Conditions
Motherboards ±
Motherboards ±
HAPS-54
HAPS-52
HAPS-51
HAPS-34
HAPS-32
HAPS-31
Memory Boards ±
Memory Boards ±
DDR_1x1
DDR2_1x2
GDDR_1x1
FLASH_1x1
SDRAM_1x1
SRAM_1x1
I/O Boards ±
I/O Boards ±
ADC_1x1
DVB-OUT_1x1
DVI_1x1A
ETH_USB_1x1
GBx1_1x2
GEPHY_1x1
LCD1_1x1
PCIE-1-KIT
PCIE-1-LBI
PCIE-BP
PCIX
Adapter Boards ±
Adapter Boards ±
CTI_2x2
HAPS_CMI
MICT_1x1
PD_1x2
Interconnect
Boards & Cables ±
Interconnect
Boards & Cables ±
CON_1x1
CON_1x2
CON_2x1
CON_2x2
CON_CABLE
CON_CABLEX
Miscellaneous ±
Miscellaneous ±
BIO1
CONF30
LAB_1x1
STB1_1x1
STB2_1x1
TERM-TOP_1x1
HapsMap
Metal Cases


Site Search

 

Your Email:

PD_1x2
 
PD_1x2

PD_1x2 is a HAPS™ daughter board that interfaces a Cadence® Palladium® emulator to a HAPS prototyping system. One High Density Data Cable (HDDC) connects the emulator, via an adapter board and seven ribbon cables, to a PD_1x2 board stacked on a HAPS motherboard.

One HDDC carries 192 user I/Os. If more signals are needed, just use several PD_1x2 board.

 
 Features:
  • Connects a Palladium emulator with 192 user I/Os to a HAPS system
  • 36 additional signals available in a header
  • Runs on a HAPS system with 3.3V VCCO
  • Single-ended or differential signaling
PD_1x2 makes it possible to run parts of your design at full or close to full system speed, while keeping less speed-critical parts in the emulator environment. However, the interface between the emulator and HAPS is of course speed limited. For good results, keep the interface speed in the MHz range.
 
Contact us about HAPS:

 

"We have 3000 signals between two FPGAs, and it runs smoothly! This was achieved by HAPS great I/O flexibility and Certify's pin multiplexing feature."

- Mihai Munteanu, Development Engineer, Philips Semiconductors in Zürich, Switzerland
 
Confirma banner
 

Home Products Downloads Literature Support Training Partners Corporate Contact Us
Copyright © 2008
Synplicity, Inc.
Privacy Policy