 |
I/O Boards |
|
| |
|
|
ADC_1x1
|
|
Data Sheet
|
|
|
ADC_1x1 is a combined analog-to-digital and digital-to-analog
board, with two high speed (80 Msps) and two low speed ADC
channels, as well as two low speed DAC channels. The high speed ADC channels are designed for a wide
variety of applications, including SW radio and IF/IQ demodulation.
|
|
|
|
|
| DVB-OUT_1x1 |
|
Data Sheet
|
|
|
DVB-OUT_1x1 implements the physical layer 0 of an SPI
output (Synchronous Parallel Interface) and an ASI-C
output (Asynchronous Serial Interface on coaxial cable),
according to the standard EN 50083-9:1998. It is designed
to work with motherboards in the HAPS-20 family and later.
|
|
|
|
|
| DVI_1x1A |
|
Data Sheet |
|
| Contains one DVI input channel, one DVI output channel, and one controllable clock oscillator. |
|
|
|
|
| ETH_USB_1x1 |
|
Data Sheet
|
|
| ETH_USB_1x1 contains 100 Mb Ethernet I/O and USB 2.0 communication, as well as FLASH and SDRAM memory. A
Virtex-II Pro device with a built-in PowerPC processor handles these devices. The
Virtex-II Pro is connected to the HAPS motherboard with 119 signals, which allows fast communication with the emulated design.
Can be used stand-alone.
|
|
|
|
|
| GBx1_1x2 NEW |
|
|
|
| GBx1_1x2 is a HapsTrak compatible, SerDes daughter board containing an ASIC SerDes evaluation chip from LSI. The board is jointly developed by the engineering teams at HARDI and LSI. |
|
 |
|
|
| GEPHY_1x1 |
|
Data Sheet
|
|
| GEPHY_1X1 contains two Gigabit Ethernet PHY
devices, with fully featured physical layer transceivers that
supports 10BASE-T, 100BASE-TX and 1000BASE-T Ethernet protocols. Two GEPHY_1X1 boards can be stacked to get four Ethernet channels on a single
HAPS connector.
|
|
 |
|
|
|
LCD1_1x1 |
|
Data Sheet
|
|
|
LCD1_1x1 contains connectors for interfacing flat panel
displays to a HAPS system. The daughter board is also
equipped with four high speed RS-232 ports, one universal
JTAG port, and one HAPS compatible GPIO port. |
|
 |
|
|
| PCIE-1-KIT |
|
Data Sheet |
|
| PCIE-1-KIT is a one-lane PCI Express solution for HAPS, including
a HAPS daughter board, a host interface board for the PC, and a cable to connect the two boards together. |
|
 |
|
|
| PCIE-1-LBI |
|
Data Sheet |
|
| PCIE-1-LBI is add-on software and IP-blocks for the boards in PCIE-1-KIT. It is an easy-to-use local bus interface between a PCI Express Bus and a HAPS system. |
|
 |
|
|
| PCIE-BP |
|
Data Sheet |
|
|
PCIE-BP is ideal when you need a communication between a PCI Express card (up to 16 lanes) and a PCI Express core running in upstream mode. Just connect PCI Express cables, PCIE-4_CABLE, between the PCIE-BP board and 1- or 4-lanes HAPS daughter boards (PCIE-1_1x1 or PCIE-4_1x2) attached via HapsTrak to a HAPS motherboard. Power the board from an ordinary ATX power supply.
|
|
 |
|
|
| PCIX |
|
Data Sheet |
|
|
The PCIX board serves a dual purpose, both as a platform for verifying
PCI-X cores and as a direct connection between a HAPS system and a
PCI/PCI-X bus. Furthermore, for greater flexibility, designers have the option of either placing the PCIX board in a PCI (or
PCI-X) slot in a computer or stacking it directly on a HAPS motherboard.
|
|
 |
|
|
| |
Products 