Certify Synplify Premier Identify Pro HAPS
 

Literature
Success Stories
Synplicity Customers
HAPS Terms & Conditions
Motherboards ±
Motherboards ±
HAPS-54
HAPS-52
HAPS-51
HAPS-34
HAPS-32
HAPS-31
Memory Boards ±
Memory Boards ±
DDR_1x1
DDR2_1x2
GDDR_1x1
FLASH_1x1
SDRAM_1x1
SRAM_1x1
I/O Boards ±
I/O Boards ±
ADC_1x1
DVB-OUT_1x1
DVI_1x1A
ETH_USB_1x1
GBx1_1x2
GEPHY_1x1
LCD1_1x1
PCIE-1-KIT
PCIE-1-LBI
PCIE-BP
PCIX
Adapter Boards ±
Adapter Boards ±
CTI_2x2
HAPS_CMI
MICT_1x1
PD_1x2
Interconnect
Boards & Cables ±
Interconnect
Boards & Cables ±
CON_1x1
CON_1x2
CON_2x1
CON_2x2
CON_CABLE
CON_CABLEX
Miscellaneous ±
Miscellaneous ±
BIO1
CONF30
LAB_1x1
STB1_1x1
STB2_1x1
TERM-TOP_1x1
HapsMap
Metal Cases


Site Search

 

Your Email:

CTI_2x2
 

CTI 2x2

CTI 2x2 diagram

CTI_2x2, Synplicity's High-performance ASIC Prototyping System allows an ARM Core Tile from the Versatile family to interface to a HAPS motherboard. The HAPS motherboard will effectively function as a custom base board for the Core Tiles. All peripherals can be implemented using boards from the HAPS family.

CTI_2x2 also contains a header for programming the Core Tile, and a JTAG debug interface for the ARM RealView Multi-ICE® cable. Furthermore, the board is equipped with a programmable clock generator, 10 GPIO signals and 3 two-colored LEDs for general purpose use.

 Features:
  • Form factor 2x2 : four HapsTrak connectors
    (only 2 connectors needed for most Core Tiles)
  • Compatible with:
    CT7TDMI, CT7TDMI-S, CT926EJ-S, CT1136JF-S, CT1156T2F-S and CT11MPCore
  • Runs on a HAPS system with +3.3V VCCO
  • The Core Tile is powered from CTI_2x2
 
Contact us about HAPS:

 

"We have 3000 signals between two FPGAs, and it runs smoothly! This was achieved by HAPS great I/O flexibility and Certify's pin multiplexing feature."

- Mihai Munteanu, Development Engineer, Philips Semiconductors in Zürich, Switzerland
 
Confirma banner
 

Home Products Downloads Literature Support Training Partners Corporate Contact Us
Copyright © 2008
Synplicity, Inc.
Privacy Policy