Home > Literature > Syndicated Archive
 



Site Search

 

Welcome to the Syndicated® — where you can find all of the issues of the Synplicity newsletter. All articles are in PDF format, so are easily viewed or printed for your convenience.

We welcome your feedback, so please feel free to e-mail us at syndicated@synplicity.com with your comments.

Want to be added to our e-mail distribution list? Just click here!

Version 5, Issue 4
Version 5, Issue 3
Version 5, Issue 2
Version 5, Issue 1

Version 4, Issue 4
Version 4, Issue 3
Version 4, Issue 2
Version 4, Issue 1
Version 3, Issue 4
Version 3, Issue 3
Version 3, Issue 2
Version 3, Issue 1
Version 2, Issue 4
Version 2, Issue 3
Version 2, Issue 2
Version 2, Issue 1

  Graph-Based Physical Synthesis for FPGAs
Ken McElvain takes this opportunity to discuss graph-based physical synthesis for FPGAs.
   
  Reconfigurable System-on-a-Chip
This contributed article from the Insititue of Information Theory & Automate Czech Academy of Science discusses reconfigurable technology and a recent project to design a notebook for blind users.
   
  Employing Risk-Free Migration from ASIC Prototyping to Migration
This article, written by Altera Corp., discusses risk factors when prototying ASICs and gives tips on helping manage them.
   
  Incremental Place and Route Speeds Debug Iteration
Read more on how incremental debugging of you design will not only automate the process, it will also accelerate it.
   
  Using DSP Blocks with the Synplify Pro® Solution
This application note will give you more information on how Synplicity's Synplify Pro solution supports the Xilinx DSP48 components, as well as examples of common functions and how they map into the DSP48 components.
   
  Meeting Timing and Reducing Area with the Synplify Pro® Tool
This article by Xilinx, Inc. gives tips on how you can meet timing and reduce area in future designs using the Spartan series along with the Synplify Pro product.
   
  Structured ASICs' Best Kept Secret: Simple Migration to Cell-Based ICs
NEC Electronics discusses and gives an example of the ease with which IC designers can migrate quickly from a structured ASIC to a cell-based IC.
   
  Structured and Platform ASIC Architectures Mandate Custom Physical Synthesis Software
This article is an abstract of a white paper that first introduces and compares some key characteristic features of conventional ASICs versus structured/platform devices.
   
  Tips and Hints
A feature of Syndicated, Tips and Hints will provide you with some valuable, timesaving information on some of Synplicity's most popular products.

Version 5, Issue 1 — download the complete PDF version of the Syndicated newsletter.

  True DSP Synthesis for FPGA-based DSPs
This quarter's Technically Speaking article features an excerpt from "True DSP Synthesis for Fast, Efficient, High-Performance FPGA Implementations," a white paper written by Dirk Synhaeve, Director, DSP CAE, Synplicity, Inc.
   
  Telemetric Development in Solar Vehicles with Synplify Pro® Software
This contributed article by John Connors of UC Berkeley's Solar Vehicle Team sheds light on the development of solar vehicles, the challenges they face, and how technology is helping them overcome all of these.
   
  Technical Note: Timing Closure with Synplify Pro® Software
This Technical Note by Xilinx runs through a test case on how to effectively perform timing closure using Synplify Pro software and ISE 6.3isp3 targeting a Spartan-3.
   
  A Closer Look at Structured ASICs for High-Performance Communications Designs
NEC Electronics analyzes the various design demand characteristics of SoCs for high-end communications and whether structured ASICs are the right silicon platform for these projects.
   
  Tips and Hints
A feature of Syndicated, Tips and Hints will provide you with some valuable, timesaving information on some of Synplicity's most popular products.

Version 4, Issue 4 — download the complete PDF version of the Syndicated newsletter.

  The Synplicity® Product Philosophy
Ken McElvain takes this opportunity to reflect on and summarize Synplicity's product philosophy.
   
  Synplify Pro® Software Gets Extreme with Virtex-4
This article by Xilinx, Inc. discusses some of the new features availble in the Virtex-4 and shows you how to implement these.
   
  Debugging of an Internet Packet Scheduler Using Identify® Software
This article contribution by Washington University in St. Louis, delves in to how they used Identify software to debug an Internet packet scheduler.
   
  Equivalence Checking Synplify Pro® Synthesis: Accelerating Verification and Ensuring Quality
The article by Prover Technology discusses the strong need for more efficient verification of FPGA applications.
   
  Banding Together to Build Better Solutions
This LSI Logic article provides an overview of how LSI Logic and their partners are creating a diverse, expaming environment of third-party EDA tool companies, IP, and design service provides with the introduction of their RapidChip Partner Program.
   
  Simplify 90-nm Design with NEC Electronics' ISSP90 Family of Structured ASICs
Disocver how you can bridge the gap between market needs, performance needs, and engineering realities with NEC Electronics Instant Silicon Solution Platform of structured ASIC devices.
   
  Tips and Hints
A feature of Syndicated, Tips and Hints will provide you with some valuable, timesaving information on some of Synplicity's most popular products.
   
  Free Synplicity On-line Training Courses That Fit Your Needs
Discover the latest updates and offerings from Synplicity's Training Department.

Version 4, Issue 3 — download the complete PDF version of the Syndicated newsletter.

  RTL Synthesis Matters
Gael Paul, Director of Product Architecture, is the guest writer for Ken McElvain this issue. Gael discusses how intelligent RTL synthesis is an essential prerequisite for timing closure at 130nm or below.
   
  Synplify® Design Flow Using Xilinx EDK and Embedded Processor Subsystems
This article provides a brief description of the design methodology using Xilinx embedded processors as subsystems, a ProjNav or ISE flow as the EDK project flow using Synplify Pro® software as the FPGA synthesis tool for the overal design.
   
  Efficient DSP in FPGAs
This article provides a highlight to Synplicity's newly released Synplify DSP, a new software product for implementing DSP designs in FPGAs.
   
  New Low-Cost FPGAs for Systems Integration
This Altera contributed article looks at alternate solutions for system designers looking for ways to accelerate the design and verification process while reducing total development costs.
   
  Structured ASIC Platforms with Integrated SERDES Cores Deliver Excellent Performance with Low-Cost
This Fujitsu contributed article discusses SERDES technology, its benefits, and integration.
   
  Case Study: SPIDCOM Cuts Time to Market 50%
This LSI Logic contributed article highlights the success SPIDCOM Technologies had using their RapidChip technology.
   
  Tips and Hints
A feature of Syndicated, Tips and Hints will provide you with some valuable, timesaving information on some of Synplicity's most popular products.
   
  Free Synplicity On-line Training Courses That Fit Your Needs
Discover the latest updates and offerings from Synplicity's Training Department.

Version 4, Issue 2 — download the complete PDF version of the Syndicated newsletter.

 
  Algorithm Level Design of DSP Hardware
In a follow-up to his last article (The Rise of DSP Content in FPGA Design), Ken discusses Synplicity's recently introduced Synplify® DSP solution.
   
 
  Nios II: An Extremely Versatile Processor
Discover how the versatility of the Nios II processor family is optimized to meet your design requirements.
   
  Using Synplify® Software Synthesis with Xilinx Platform Studio
Read more about how you can perform synthesis with the Synplify solution and still integrate your IP with the rest of the processor system generated through the Xilinx Platform Studio.
   
  Incremental Debug with Identify™ 2.0 Software for Xilinx FPGAs
This article outlines how Identify 2.0 software addresses the length of the standard debug cycle.
   
 
  AccelArray™ Technology Reduces ASIC Costs and Turnaround Times, and Offers 400 Mbps DDR Interface
Read more about how Fujitsu's innovative semiconductor "structured platform" and design environment differentiates itself from other solutions while saving on cost and time.
   
  How to Make a Successful ASIC Prototype
This contributed article by Hardi Electronics AB discusses the benefits of prototyping your ASIC before tapeout.
   
  Fast, Custom Silicon with LSI Logic's RapidChip Platform ASIC
Find out more about LSI Logic's RapidChip Platform ASIC, a unique alternative to the existing design options of standard cell ASICs, FPGAs, and ASSPs.
   
  ISSP-90 and Amplify® ISSP Software: Make Your Next ASIC at 90-nm in Record Time
This article by NEC Electronics address how their ISSP-90 family of Structured ASICs will help to deliver your next project on time and accelerate your ROI.
   
 
  Tips and Hints
A feature of Syndicated, Tips and Hints will provide you with some valuable, timesaving information on some of Synplicity's most popular products.
   
  Free Synplicity On-line Training Courses That Fit Your Needs
Discover the latest updates and offerings from Synplicity's Training Department.

Version 4, Issue 1 — download the complete PDF version of the Syndicated newsletter.

Xilinx Virtex Devices: Variable Input LUT Architecture
Variable-input look-up table (LUT) architecture has been a fundamental component of the Xilinx Virtex architecture. In this article, Xilinx discusses how this Virtex architecture can help users achieve superior design performance.

New Stratix II Devices Now Supported by Synplify® Software
Discover how Altera's recently announced Stratix II FPGAs can boost performance an average of 50%, and offers more than two times the density and 40% lower cost than first generation Stratix devices.

Technically Speaking: The Rise of DSP Content in FPGA Design
In this article, Ken McElvain begins to discuss the steady rise in, and advantages of, DSP content in FPGA designs.

Find and Eliminate Pesky Embedded FPGA Design Bugs Quickly and Easily with Identify™ Software and Hardware Development Kits
The added complexity of designing FPGAs with embedded processors can be taxing. Avnet discusses a debug methodology that allows you to quickly and easily find and eliminate bugs.

Emulation on the Cheap — ASIC prototyping with FPGAs
This feature article in the FPGA and Programmable Logic Journal discusses ASIC prototyping with FPGAs.

Tips and Hints
A feature of Syndicated, Tips and Hints will provide you with some valuable, timesaving information on some of Synplicity's most popular products.

Free Synplicity On-line Training Courses That Fit Your Needs
Discover the latest updates and offerings from Synplicity's Training Department.


The following are available for download as complete versions (PDF) only:

Version 3, Issue 4
Version 3, Issue 3
Version 3, Issue 2
Version 3, Issue 1

Version 2, Issue 4
Version 2, Issue 3
Version 2, Issue 2
Version 2, Issue 1

Version 1, Issue 4
Version 1, Issue 3

Version 1, Issue 2
Version 1, Issue 1