Home > Synplicity Event Calendar > Prototyping as a Productive Verification Methodology


Contact Synplicity
Corporate Background


Site Search

Synplicity, Inc. Presents a Technical Seminar:
Prototyping as a Productive Verification Methodology

Sponsored by: Chip Design Magazine

Please complete the following information to register for this FREE technical and educational seminar.

Location:
Wednesday, May 28, 2008
Sunnyvale, CA
Synplicity, Inc. Headquarters
600 California Avenue
Sunnyvale, CA 94086 		Wednesday, June 25, 2008
San Diego, CA
Hilton San Diego / Del Mar
15575 Jimmy Durante Blvd.
Del Mar, CA 92014
First Name:
Last Name:
Title:
Company:
Address 1:
Address 2:
City:
State/Province:
Postal Code:
Country:
Phone:
Email:

Please complete the following questions so we can better serve your needs:

Which best describes your job function (choose one)?
Logic Designer
Physical Designer
Verification Designer
System Architect
Other

What is the primary verification approach used by your design team?
Simulation Tools
Formal Verification Tools
Emulation Systems
FPGA-based Prototypes
Other

How would your design team choose whether or not to use an FPGA-based prototype of your ASIC? (please choose the answer that best fits)
We always prototype
We decide project-by-project
We never prototype
Other

How much digital logic is in your current design?
<1m gates
1m-5m gates
5m-10m gates
>10m gates
Other

 

 
 
 
 
 
Home Products Downloads Literature Support Training Partners Corporate Contact Us
Copyright © 2008
Synplicity, Inc. 		Privacy Policy