|
November 2007
Physical Synthesis Flows for FPGA Designs
(fpgajournal.com)
October 2007 (German article)
Effiziente Abbildung von Audio-Algorithmen in Programmierbarer Logik und ASICs.
(Elektronik)
October 2007
Physical Synthesis Faces Up To Design Challenges.
(electronicsweekly.com)
August 2007
How to run an FPGA at ASIC speed
(electronicsweekly.com)
August 2007
Making visible progress with ASIC bugs
(ConnectingIndustry.com)
August 2007
Synplicity seeking new territory on familiar ground
(edn.com)
July 2007
IEEE picks up VSIA's standards work
(eeTimes)
July 2007
Timing closure on complex FPGA designs
(Electronics Weekly)
June 2007
Synplicity's 'Hardi' ASIC prototyping play
(eeTimes)
May 2007
Synplicity speeds FPGA-based prototype debugging
(eeTimes)
May 2007
Implementing Incremental Changes Efficiently
April 2007
Synplicity fields ASIC DSP synthesis
(eeTimes)
March 2007
ESL methods fit DSP into FPGAs
(EDN)
Jan 2007
How to use M and Simulink for DSP control and datapath design
(pldesignline.com)
Jan 2007
Panel Unscrambles Intellectual Property Encryption Issues
(EDN)
Jan 2007
Xilinx
ISE handles incremental changes
(eeProductCenter / EE Times)
Jan 2007
Synplicity
- Technik beschleunigt ASIC-Verification
(EETimes - German)
Jan 2007
TotalRecall
- Synplicity Innovates in Verification
(FPGA Journal)
Jan 2007
Now
We Can All Have Total Recall
(SOCcentral)
Jan 2007
Bug
hunting
(New Electronics)
Jan 2007
TotalRecall
- What an amazingly cool idea!
(pldesignline.com)
Jan 2007
Synplicity
technology aids ASIC verification
(eetimes.com)
Jan 2007
How
To achieve 100% visibility with FPGA-based ASIC prototypes running
at real-time hardware speeds
(pldesignline.com)
Jan 2007
Synplicity
Promises Massive Simulation Speed-up (Electronics Weekly)
|