|
December 2005
Prototyping
Big "Hairy" ASICs Using Multiple FPGAs (SoC Central)
October 2005
Synplifying
Physical Synthesis: Going Graph-based with Synplicity (FPGA
Journal)
SYNTHESIS:
Tool links graphics to timing (EETimes.com)
Carefully
Weigh The Tradeoffs Of Cell-Based Vs. Structured ASICs (Electronic
Design)
Unique
Graph-based Physical Synthesis for FPGAs (SoC Central)
August 2005
A
Cunning New Approach to Synthesis (SoCcentral)
Structured
and Platform ASIC Architectures Mandate Custom Physical Synthesis
Solutions (Chip Design Magazine)
July 2005
LSI
Logic's Leverage (FPGA Journal)
June 2005
FPGA
or ASIC? (Electronics News)
May 2005
Programming
the Future (an interview with Wim Roelandts for Electronic News)
Shrink-wrap
software for EDA? (Electronic Business Online)
March 2005
Clock
Watching — Unravling Complex Clocking (FPGAJournal.com)
A
methodology for DSP-based FPGA design (EETimes.com)
|