INTERNATIONAL WEBSITES
|
SOLVNET
China
简体中文
Japan
日本语
United States
English
International Office Locations
Home
Community
Synopsys Users Group
Location Proceedings
SNUG Singapore 2010 Proceedings
2010
|
2009
|
2008
|
2007
|
2006
|
2005
Sort proceedings by:
Sessions
Awards
Complete Proceedings
Papers (zip file)
Presentations (zip file)
Tutorials (zip file)
User Papers
User Paper 1: Effective Design Partitioning & Floorplanning for Complex SoC
Author(s):
Paper
Presentation
User Paper 2: PrimeTime Advanced OCV - Another Way to Performance Confidence
Author(s):
Paper
Presentation
User Paper 3: Hitting Bull's Eye Using HSIM in Nanometer Design
Author(s):
Paper
Presentation
User Paper 4: DFT for a Low Pin Count SoC
Author(s):
Paper
Presentation
User Paper 5: Clocking Methodology for Performance Verification in SoC Design
Author(s):
Paper
Presentation
User Paper 6: Using StarRC for Accurate Post-Layout SPICE Netlist Extraction
Author(s):
Paper
Presentation
User Paper 7: Custom ICC Flow For High Speed Long Channel Repeaters Insertion In SOC Design
Author(s):
Paper
Presentation
User Paper 8: Making DFM Sense In Your Design
(1st Place - Best Paper)
Author(s):
Paper
Presentation
Publication Only
Automating Verification for Mask Identification Data with Hercules
Author(s):
Boon Hoe Teh, Brad Jensen [Altera Corporation]
Paper
Fast, Automated Timing Model Characterization for FPGA using NanoTime
Author(s):
Cherry Pua Siaw Fuang, Ng Boon Choon, Lim Yun Mei [Altera Corporation]
Paper
Optimal Decoupling Cap Placement Analysis
Author(s):
Cherry Pua Siaw Fuang, Ng Boon Choon, Lim Yun Mei [Altera Corporation]
Paper
Proximity Handling for Design Block Using StarRC Parasitic Extraction
Author(s):
Yong Ai-Ling, Lim Teck-Yunn, Sudheesh Madhavan [Altera Corporation]
Paper
Synthesis Timing Convergence Recipe for New Generation High Speed Design
Author(s):
Pik Lay Teo, Thomas Tan [Altera Corporation]
Paper
Test Cost Optimization with the Introduction of Effective Pattern Merging System
Author(s):
Kuit Chiew Khiang, Lim Ching Sia [Altera Corporation]
Paper
Tutorials
Tutorial : Feasibility for IC Implementation
Author(s):
Tutorial
Tutorial: Design Compiler 2010.03 Update
Author(s):
Tutorial
Tutorial: PrimeTime – How to Improve runtime
Author(s):
Tutorial
Tutorial: LYNX
Author(s):
Tutorial
Panel Presentation
Panel Discussion: Low-Power Design - Challenges and Solutions
Author(s):
SNUG Welcomes
Virage Logic Users
Find a Local Conference
SNUG San Jose
Video Spotlight
Collaborating for Success
Rick Cassidy, President, TSMC North America
Best of SNUG Europe Webinar Series
Live Webinars - Register Now
Learn from the Best
2010 SNUG Award Winning Papers
Search SNUG Proceedings
Proceedings
France, 2010
Germany, 2010
India, 2010
Israel, 2010
San Jose, 2010
Singapore, 2010
Taiwan, 2010
UK, 2010
Boston, 2009
More
Sponsors
ARM
GlobalFoundries
IBM
Samsung
TSMC
More
Forums
Verification
Low Power
Saber Design
Liberty
VMM Central
More
About SNUG
Synopsys Events Calendar
Solvnet
Contact Us
© 2010 Synopsys, Inc. All Rights Reserved.
Contact us
|
Locations
|
Privacy
|
Legal
|
RSS