INTERNATIONAL WEBSITES
|
SOLVNET
China
简体中文
Japan
日本语
United States
English
International Office Locations
Home
Tools
Verification
AMS Verification
Circuit Simulation
HSIM
Blogs
Blogs
All Synopsys Blogs
A View from the Top: A System-Level Blog
This blog will deal not only with the shift towards adoption of virtual platforms but with ESL technologies in general.
F. Schirrmeister, J. Stahl, M. Serughetti, T. Schutter, P. Sheridan
Analog Insights Blog: Analog/Mixed-Signal Design and Verification
Observations and views from 3 of Synopsys’ top AMS/custom design technologists.
Fred Sendig, Kishore Singhal, Bob Lefferts
Verification Martial Arts
In SystemVerilog, unlike C, you don’t have to explictly free dynamically allocated class instances.
Janick Bergeron
The Standards Game
Hello, everyone interested in EDA interoperability and fans of The Standards Game. I’d like to invite you to join me at the 21st Synopsys EDA Interoperability Forum, sponsored by Sun Microsystems.
Karen Bartleson
All Synopsys Blogs
NEWS
Synopsys HSPICE Simulator Delivers 6X Faster Throughput for Intrinsity's 45-nmTechnology
DATASHEET
HSPICE - The Gold Standard for Accurate Circuit Simulation
News
Synopsys HSPICE Simulator Delivers 6X Faster Throughput for Intrinsity's....
Synopsys Discovery AMS Enables Analog Bits to Achieve 45nm SERDES Verification
Synopsys and TSMC Collaborate on Advanced HSPICE Modeling Technology for 40-nm....
Synopsys Launches HSPICE Integrator Program With 25 Founding Members
Synopsys HSPICE Simulator Accelerates ARM's 45-Nanometer Physical IP Development
Synopsys HSPICE Simulator and SISoft Deliver Signal Integrity Analysis Solution
Agilent Technologies Announces HVMOS Package for Synopsys' HSPICE
More
All Synopsys News
Articles
Migrating Complex Networking ASIC Verification Environment
How VHDL designers can exploit SystemVerilog
Synopsys tries to organize its efforts in EDA multiprocessing
Verify SoCs Faster And More Predictably With SystemVerilog And Constrained-Random Stimuli
VMM application packages- the next level of productivity
IC verification key: ‘Do it step by step, don’t cut corners’
Nightmares in Functional Verification
More
Blogs
A View from the Top: A System-Level Blog
Analog Insights Blog: Analog/Mixed-Signal Design and Verification
Verification Martial Arts
The Standards Game
More
Webinars
Multi-Gigabit Signal Integrity Analysis with HSPICE
Find Electrical Violations with CustomSim
Verify AMS Circuits with CustomSim
CustomSim for Memory Timing & Power Analysis
Extraction Techniques for High-Capacity Simulation
HSPICE StatEye – ISI Predictions Made Easy
Increase Design Confidence with CustomSim
More
Training Courses
HSPICE Essentials
NanoSim
More
CUSTOM IMPLEMENTATION
PLATFORM RELEASES
Eclypse Low Power Solution
SOLVNET
SVP CAFE
SNUG
© 2010 Synopsys, Inc. All Rights Reserved.
Contact us
|
Locations
|
Privacy
|
Legal
|
RSS